

Microprocessor based digital Systems


The PIC 18F Architecture

Guillermo Carpintero

Marta Ruiz

Universidad **Carlos III** de Madrid

Schematic Block Diagram




“PIC microcontrollers: An introduction to Microelectronics”

M. Bates

Elsevier/Newnes 2004

PIC 18 Architecture Data Path



MEMORY: General Characteristics

Harvard Architecture:

1. **PROGRAM Memory,** ----- > stores: **INSTRUCTIONS & DATA**

2. **DATA Memory,** ----- > stores: **DATA**

composed of two main areas:

2.1 RAM Area, with:


22 specific file registers (**SFR**) – PIC 18F Control Registers

36 general purpose registers (**GPR**) – Temporal storage

2.2 EEPROM Area, with 64 bytes for storage of non-volatile CONFIG data

PROGRAM Memory: Organization

Program Memory



PROGRAM Memory: Organization


Memory Map

Prog. Memory Data Units

Instruction 16 bits
 Data 8 bits


Prog. Memory addresses

Each byte (8 bits) has its own address




Special Memory Locations

- 0000h = RESET vector
- 0008h = HP Interrupt vector
- 0018h = LP Interrupt vector




PROGRAM Memory: Organization



MOVLW	Move Literal to W				
Syntax:	MOVLW k				
Operands:	$0 \leq k \leq 255$				
Operation:	$k \rightarrow W$				
Status Affected:	None				
Encoding:	<table border="1" style="display: inline-table;"> <tr> <td style="text-align: center;">0000</td> <td style="text-align: center;">1110</td> <td style="text-align: center;">kkkk</td> <td style="text-align: center;">kkkk</td> </tr> </table>	0000	1110	kkkk	kkkk
0000	1110	kkkk	kkkk		
Description:	The eight-bit literal 'k' is loaded into W.				



PROGRAM Memory: Addressing Instructions

Instrucción Addressing: Program Counter



PROGRAM Memory: Addressing Data

Addressing Data (in PROGRAM memory): Pointing data in Memory (**POINTERS**)



Related Instructions

TBLRD*

TABLAT = (TBLPTR)

TBLRD*+

TABLAT = (TBLPTR)
TBLPTR = (TBLPTR)+1

TBLRD*-


TABLAT = (TBLPTR)
TBLPTR = (TBLPTR)-1

TBLRD+*

TBLPTR = (TBLPTR)+1
TABLAT = (TBLPTR)

DATA Memory: Organization

Data
Memory



DATA Memory: Organization

Size:

12 (4+8) bit Addresses:
 4096 positions


Organization:

Banked: 16 banks (4)
 each with 256 bytes (8).

Bank Select (BSR<3:0>):
 4 bits from Bank Select Register
 select active bank

Notice


SFR area, last 32 positions in
 bank 15.



When a = 1,
 the BSR is used to specify the
 RAM location that the
 instruction uses.

When a = 0,
 the BSR is ignored and the
 Access Bank is used.
 The first 128 bytes are General
 Purpose RAM (from Bank 0).
 The second 128 bytes are
 Special Function Registers
 (from Bank 15).

DATA Memory: Organization




MOVWF	Move W to f				
Syntax:	MOVWF f {,a}				
Operands:	$0 \leq f \leq 255$ $a \in [0,1]$				
Operation:	$(W) \rightarrow f$				
Status Affected:	None				
Encoding:	<table border="1"> <tr> <td>0110</td> <td>111a</td> <td>ffff</td> <td>ffff</td> </tr> </table>	0110	111a	ffff	ffff
0110	111a	ffff	ffff		

Example of data movement

Set the value of a RAM register:

MOVLW	valor
MOVWF	F


Pipeline: Parallel Processing




$$f_{\text{osc}} = 8 \text{ MHz} \rightarrow T_{\text{osc}} = 125 \text{ ns} \rightarrow T_{\text{cyc}} = 500 \text{ ns}$$

$$f_{\text{osc_MAX}} = 20 \text{ MHz} \rightarrow T_{\text{osc}} = 50 \text{ ns} \rightarrow T_{\text{cyc}} = 200 \text{ ns}$$

DATA Memory: Data Access



Direct Access



Indirect Access

- POSTDEC** $de = (FSRx)$
 $FSRx = (FSRx)-1$
- POSTINC** $de = (FSRx)$
 $FSRx = (FSRx)+1$
- PREINC**
- PLUSW** $de = (FSRx) + (W)$

DATA Memory: SFR Area

	Address	Name	Address	Name	Address	Name	Address	Name
Stack	FFFh	TOSU	FDFh	INDF2 ⁽³⁾	FBFh	CCPR1H	F9Fh	IPR1
	FFEh	TOSH	FDEh	POSTINC2 ⁽³⁾	FBEh	CCPR1L	F9Eh	PIR1
	FFDh	TOSL	FDDh	POSTDEC2 ⁽³⁾	FBDh	CCP1CON	F9Dh	PIE1
	FFCh	STKPTR	FDCh	PREINC2 ⁽³⁾	FBCh	CCPR2H	F9Ch	—
PC	FFBh	PCLATU	FDBh	PLUSW2 ⁽³⁾	FBBh	CCPR2L	F9Bh	—
	FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	—
	FF9h	PCL	FD9h	FSR2L	FB9h	—	F99h	—
	FF8h	TBLPTRU	FD8h	STATUS	FB8h	—	F98h	—
	FF7h	TBLPTRH	FD7h	TMR0H	FB7h	—	F97h	—
	FF6h	TBLPTRL	FD6h	TMR0L	FB6h	—	F96h	TRISE ⁽²⁾
	FF5h	TABLAT	FD5h	T0CON	FB5h	—	F95h	TRISD ⁽²⁾
	FF4h	PRODH	FD4h	—	FB4h	—	F94h	TRISC
	FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
	FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
	FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	—
	FF0h	INTCON3	FD0h	RCON	FB0h	—	F90h	—
Indirect Access FSR0	FEFh	INDF0 ⁽³⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	—
	FEEh	POSTINC0 ⁽³⁾	FCEh	TMR1L	FAEh	RCREG	F8Eh	—
	FEDh	POSTDEC0 ⁽³⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽²⁾
	FECh	PREINC0 ⁽³⁾	FCCh	TMR2	FACH	TXSTA	F8Ch	LATD ⁽²⁾
	FEBh	PLUSW0 ⁽³⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
	FEAh	FSR0H	FCAh	T2CON	FAAh	—	F8Ah	LATB
	FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
	FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	—
	FE7h	INDF1 ⁽³⁾	FC7h	SSPSTAT	FA7h	EECON2	F87h	—
	FE6h	POSTINC1 ⁽³⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	—
FE5h	POSTDEC1 ⁽³⁾	FC5h	SSPCON2	FA5h	—	F85h	—	
FE4h	PREINC1 ⁽³⁾	FC4h	ADRESH	FA4h	—	F84h	PORTE ⁽²⁾	
FE3h	PLUSW1 ⁽³⁾	FC3h	ADRESL	FA3h	—	F83h	PORTD ⁽²⁾	
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC	
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB	
FE0h	BSR	FC0h	—	FA0h	PIE2	F80h	PORTA	

IO Ports

DATA Memory: SFR Area (Processor Registers)

STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	—	—	N	OV	Z	DC	C	
bit 7								bit 0

Unimplemented: Read as '0'

N: Negative bit

This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = 1).

1 = Result was negative

0 = Result was positive

OV: Overflow bit

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit7) to change state.

1 = Overflow occurred for signed arithmetic (in this arithmetic operation)

0 = No overflow occurred

Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

DC: Digit carry/borrow bit

For *ADDWF*, *ADDLW*, *SUBLW*, and *SUBWF* instructions

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (*RRF*, *RLP*) instructions, this bit is loaded with either the bit 4 or bit 3 of the source register.

C: Carry/borrow bit

For *ADDWF*, *ADDLW*, *SUBLW*, and *SUBWF* instructions

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (*RRF*, *RLP*) instructions, this bit is loaded with either the high or low order bit of the source register.

DATA Memory: SFR Area (I/O Ports)

F96h	TRISE ⁽²⁾
F95h	TRISD ⁽²⁾
F94h	TRISC
F93h	TRISB
F92h	TRISA
F91h	—
F90h	—
F8Fh	—
F8Eh	—
F8Dh	LATE ⁽²⁾
F8Ch	LATD ⁽²⁾
F8Bh	LATC
F8Ah	LATB
F89h	LATA
F88h	—
F87h	—
F86h	—
F85h	—
F84h	PORTE ⁽²⁾
F83h	PORTD ⁽²⁾
F82h	PORTC
F81h	PORTB
F80h	PORTA

