



Universidad  
Carlos III de Madrid

# Sistemas embebidos basados en FPGAs para instrumentación

---




## Introducción a los procesadores empotrados en FPGAs. PicoBlaze

Guillermo Carpintero del Barrio






## Arquitectura de un Procesador



## Soft Cores

### Implementación sobre FPGA

Requiere la descripción hardware de varios elementos nuevos:



For different applications, avoids design of customized FSM hardware in each by keeping the same hardware (processor core) and using customized software



**PicoBlaze™**



## Características Básicas

**Datos** CPU de 8-bits  
16 registros de datos  
**64** posiciones de memoria de datos (dirección de 6-bit)

ALU de 8-bits con flags C (carry) y Z (zero)

**256** puertos de entrada y **256** puertos de salida

### Instrucciones

57 Instrucciones de 18-bits  
**1024** posiciones de memoria de instrucciones (dirección de 10-bits)  
2 CPI (ejecución) y 5 CPI (una fuente de interrupción)

@ 50 MHz,  
25 MIPS


### Procesador sencillo para aplicaciones:

Procesado sencillo de datos (en operaciones no críticas)

Interfases E/S

Escáner de teclado

## Diagrama de Bloques (I)



**Harvard**

**E/S**

Dirección: port\_id

Data: out\_port

in\_port

**Direccionamiento Inmediato**

**Instrucciones Call/Return**

## Bloques de síntesis

KCPSM = Constant Coded Programmable State Machine





Figure 7-1: Standard Implementation using a Single 1Kx18 Block RAM as the Instruction Store



```
component KCPSM3
port (
    address      : out std_logic_vector( 9 downto 0);
    instruction   : in  std_logic_vector(17 downto 0);
    port_id      : out std_logic_vector( 7 downto 0);
    write_strobe : out std_logic;
    out_port     : out std_logic_vector( 7 downto 0);
    read_strobe  : out std_logic;
    in_port      : in  std_logic_vector( 7 downto 0);
    interrupt    : in  std_logic;
    interrupt_ack : out std_logic;
    reset        : in  std_logic;
    clk          : in  std_logic
);
end component;
```

Figure 9-1: VHDL Component Declaration of KCPSM3

```
processor: kcpsm3
    port map(
        address => address_signal,
        instruction => instruction_signal,
        port_id => port_id_signal,
        write_strobe => write_strobe_signal,
        out_port => out_port_signal,
        read_strobe => read_strobe_signal,
        in_port => in_port_signal,
        interrupt => interrupt_signal,
        interrupt_ack => interrupt_ack_signal,
        reset => reset_signal,
        clk => clk_signal
    );
```

Figure 9-2: VHDL Component Instantiation of the KCPSM3



```
component prog_rom
port (
    address      : in  std_logic_vector( 9 downto 0);
    instruction   : out std_logic_vector(17 downto 0);
    clk          : in  std_logic
);
end component;
```

Figure 9-3: VHDL Component Declaration of Program ROM

```
program: prog_rom
port map(    address => address_signal,
            instruction => instruction_signal,
            clk => clk_signal
);
```


Figure 9-4: VHDL Component Instantiation of Program ROM

El ensamblador de PicoBlaze genera un fichero VHDL en el que se define un bloque de 1K de RAM y sus contenidos iniciales (el programa).

Este fichero VHDL se puede utilizar en la síntesis y en la simulación.

Si nuestro programa se llama **test.psm**, el ensamblador genera un fichero ROM que en vez de ser **prog\_rom.vhd** es **test.vhd**

## Diagrama de Bloques (II)



### CLAVES

sX, sY

pc

c, z, i

– registros internos del procesador (X, Y = 0x00 a 0x0F)

– contador de programa


– carry, zero, interrupt flags



## Interface del Procesador

Name	Direction	Size	Function
clk	input	1	System clock signal.
reset	input	1	Reset signal.
address	output	10	Address of the instruction memory. Specifies address of the instruction to be retrieved.
instruction	input	18	Fetch instruction.
port_id	output	8	Address of the input or output port.
in_port	input	8	Input data from I/O peripherals.
read_strobe	output	1	Strobe associated with the input operation.
out_port	output	8	Output data to I/O peripherals.
write_strobe	output	1	Strobe associated with the output operation.
interrupt	input	1	Interrupt request from I/O peripherals.
interrupt_ack	output	1	Interrupt acknowledgment to I/O peripherals

## Flujo de diseño del sistema embebido





## Juego de Instrucciones - Claves

<b>Sintaxis</b>	<b>Rango</b>	<b>Ejemplo</b>	<b>Definition</b>	-
sX	0 a f	s7	Valor en registro 7	
KK	0 a ff	ab	Valor hex ab (0xAB)	
PORT(KK)	0 a ff	PORT(2)	Valor de entrada en puerto 2	
PORT((sX))	0 a f	PORT((sa))	Valor de entrada en puerto indicado por registro a	
RAM(KK)	0 a f	RAM(4)	Valor en dirección 4 de la RAM	



## Juego de Instrucciones – Repertorio (I)

Instruction	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD sX,kk	0	1	1	0	0	0	x	x	x	x	k	k	k	k	k	k	k	k
ADD sX,sY	0	1	1	0	0	1	x	x	x	x	y	y	y	y	0	0	0	0
ADDCY sX,kk	0	1	1	0	1	0	x	x	x	x	k	k	k	k	k	k	k	k
ADDCY sX,sY	0	1	1	0	1	1	x	x	x	x	y	y	y	y	0	0	0	0
AND sX,kk	0	0	1	0	1	0	x	x	x	x	k	k	k	k	k	k	k	k
AND sX,sY	0	0	1	0	1	1	x	x	x	x	y	y	y	y	0	0	0	0
CALL	1	1	0	0	0	0	0	0	a	a	a	a	a	a	a	a	a	a
CALL C	1	1	0	0	0	1	1	0	a	a	a	a	a	a	a	a	a	a
CALL NC	1	1	0	0	0	1	1	1	a	a	a	a	a	a	a	a	a	a
CALL NZ	1	1	0	0	0	1	0	1	a	a	a	a	a	a	a	a	a	a
CALL Z	1	1	0	0	0	1	0	0	a	a	a	a	a	a	a	a	a	a
COMPARE sX,kk	0	1	0	1	0	0	x	x	x	x	k	k	k	k	k	k	k	k
COMPARE sX,sY	0	1	0	1	0	1	x	x	x	x	y	y	y	y	0	0	0	0
DISABLE INTERRUPT	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ENABLE INTERRUPT	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
FETCH sX, ss	0	0	0	1	1	0	x	x	x	x	0	0	s	s	s	s	s	s
FETCH sX,(sY)	0	0	0	1	1	1	x	x	x	x	y	y	y	y	0	0	0	0
INPUT sX,(sY)	0	0	0	1	0	1	x	x	x	x	y	y	y	y	0	0	0	0
INPUT sX,pp	0	0	0	1	0	0	x	x	x	x	p	p	p	p	p	p	p	p



## Juego de Instrucciones – Repertorio (II)

JUMP	1	1	0	1	0	0	0	0	a	a	a	a	a	a	a	a	a	a
JUMP C	1	1	0	1	0	1	1	0	a	a	a	a	a	a	a	a	a	a
JUMP NC	1	1	0	1	0	1	1	1	a	a	a	a	a	a	a	a	a	a
JUMP NZ	1	1	0	1	0	1	0	1	a	a	a	a	a	a	a	a	a	a
JUMP Z	1	1	0	1	0	1	0	0	a	a	a	a	a	a	a	a	a	a
LOAD sX,kk	0	0	0	0	0	0	x	x	x	x	k	k	k	k	k	k	k	k
LOAD sX,sY	0	0	0	0	0	1	x	x	x	x	y	y	y	y	0	0	0	0
OR sX,kk	0	0	1	1	0	0	x	x	x	x	k	k	k	k	k	k	k	k
OR sX,sY	0	0	1	1	0	1	x	x	x	x	y	y	y	y	0	0	0	0
OUTPUT sX,(sY)	1	0	1	1	0	1	x	x	x	x	y	y	y	y	0	0	0	0
OUTPUT sX,pp	1	0	1	1	0	0	x	x	x	x	p	p	p	p	p	p	p	p
RETURN	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
RETURN C	1	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0
RETURN NC	1	0	1	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0
RETURN NZ	1	0	1	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0
RETURN Z	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
RETURNI DISABLE	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RETURNI ENABLE	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1




## Juego de Instrucciones – Repertorio (III)

RL sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	0	1	0
RR sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	1	0	0
SL0 sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	1	1	0
SL1 sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	1	1	1
SLA sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	0	0	0
SLX sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	1	0	0
SR0 sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	1	1	0
SR1 sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	1	1	1
SRA sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	0	0	0
SRX sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	0	1	0
STORE sX, ss	1	0	1	1	1	0	x	x	x	x	0	0	s	s	s	s	s	s
STORE sX,(sY)	1	0	1	1	1	1	x	x	x	x	y	y	y	y	0	0	0	0
SUB sX,kk	0	1	1	1	0	0	x	x	x	x	k	k	k	k	k	k	k	k
SUB sX,sY	0	1	1	1	0	1	x	x	x	x	y	y	y	y	0	0	0	0
SUBCY sX,kk	0	1	1	1	1	0	x	x	x	x	k	k	k	k	k	k	k	k
SUBCY sX,sY	0	1	1	1	1	1	x	x	x	x	y	y	y	y	0	0	0	0
TEST sX,kk	0	1	0	0	1	0	x	x	x	x	k	k	k	k	k	k	k	k
TEST sX,sY	0	1	0	0	1	1	x	x	x	x	y	y	y	y	0	0	0	0
XOR sX,kk	0	0	1	1	1	0	x	x	x	x	k	k	k	k	k	k	k	k
XOR sX,sY	0	0	1	1	1	1	x	x	x	x	y	y	y	y	0	0	0	0






## Modelo del Programador





## Juego de Instrucciones – Movimiento de Datos



## Juego de Instrucciones – Modos de Direccionamiento

### Modo Directo




INPUT s5, 2a                      PORT(2a) → s5  
ADD sa, sf                         sa + sf → sa

### Modo Inmediato

ADDCY s2, 08                      s2 + 08 + C → s2  
SUB s7, 7                         s7 - 7 → s7

### Modo Indirecto

INPUT s9, (s2)                    PORT((s2)) → s9  
STORE s3, (sa)                    s3 → RAM((sa))



## Juego de Instrucciones – Users Guide Information (I)

### 1. Información completa sobre el Juego de Instrucciones

Instruction	Description	Function	ZERO	CARRY
ADD sX, kk	Add register sX with literal kk	$sX \leftarrow sX + kk$	?	?
ADD sX, sY	Add register sX with register sY	$sX \leftarrow sX + sY$	?	?
ADDCY sX, kk (ADDC)	Add register sX with literal kk with CARRY bit	$sX \leftarrow sX + kk + CARRY$	?	?
ADDCY sX, sY (ADDC)	Add register sX with register sY with CARRY bit	$sX \leftarrow sX + sY + CARRY$	?	?

### 2. Información sobre operaciones no implementadas en el Juego de Instrucciones

**Complementar un Registro**

*XOR sX, FF*

**Complementar (Toggle) un Bit**

*XOR sX, <bit\_mask> ; 1 en bit a complementar*

**Puesta a 0 (Clear) un Registro**

*XOR sX, sX ; sets ZERO flag  
LOAD sX, 00 ; ZERO flag unaffected*

**Set Bit**

*OR sX, <bit\_mask> ; 1 en bit a activar*

**Clear Bit**

*AND sX, <bit\_mask> ; 0 en bit a desactivar*

**Nop**

*LOAD sX, sX*

## Juego de Instrucciones – Users Guide Information (II)

```
Negate:  
  ; invert all bits in the register performing a one's complement  
  XOR sX,FF  
  ; add one to sX  
  ADD sX,01  
  RETURN
```

Figure 3-12: **Destructive Negate (2's Complement) Function Overwrites Original Value**


```
Negate:  
  NAMEREG sY, value  
  NAMEREG sX, complement  
  ; Clear 'complement' to zero  
  LOAD complement, 00  
  ; subtract value from 0 to create two's complement  
  SUB complement, value  
  RETURN
```

Figure 3-13: **Non-destructive Negate Function Preserves Original Value**

## Interrupciones



Hay una única línea de solicitud de interrupción.

Si necesitamos múltiples fuentes, podemos utilizar la FPGA para construir un sistema de gestión.




La activación de la interrupción, causa la ejecución de CALL 3FF (última posición memoria prog).

# Interrupciones



## www.xilinx.com/picoblaze




The screenshot shows the Xilinx website page for the PicoBlaze 8-bit Microcontroller. The browser address bar shows the URL [www.xilinx.com/products/ipcenter/picoblaze.htm](http://www.xilinx.com/products/ipcenter/picoblaze.htm). The page features the Xilinx logo, a search bar, and navigation links for Product & Services, Technology Solutions, Market Solutions, Support, Buy Online, and About Xilinx. The breadcrumb trail is Home > Product & Services > Intellectual Property. The main heading is "PicoBlaze 8-bit Microcontroller". There are two tabs: "Product Information" (selected) and "Resources". The "Product Information" section includes a "Download" button, "Program: LogiCORE", and "Product Type: Core". The "PicoBlaze 8-bit Microcontroller" section provides a description: "PicoBlaze™ is a fully embedded 8-bit RISC microcontroller core optimized for Spartan®-6, Virtex®-6 and older Xilinx FPGA architectures. This reference design is offered free to Xilinx users, and comes with an easy-to-use code assembler KCPSM6 (or KCPSM3 for older FPGA families), a graphical integrated development environment (IDE), a graphical instruction set simulator (ISS) and VHDL source code and simulation models." The "Key Features" section lists: Supports Spartan-6, Virtex-6 and older Xilinx FPGA families; Very small size – only 26 slices in both Spartan-6 and Virtex-6; Up to 4K 18-bit instructions; Up to 240MHz performance on Virtex-6; Everything in FPGA - no external components required; Highly integrated for implementing non-time critical state machine; Predictable fast interrupt response. The "Documentation" section has a link to "PicoBlaze". The "Device Family Support" section lists: Virtex-6, Virtex-5, Virtex-4, Virtex-II Pro, Virtex-II, Spartan-6, Spartan-3A, Spartan-3AN, and Spartan-3.

Product & Services    Technology Solutions    Market Solutions    Support    Buy Online    About Xilinx

Home : Product & Services : Intellectual Property

### PicoBlaze 8-bit Microcontroller

[Product Information](#)    [Resources](#)

  
[Download](#)

**Program:**  
LogiCORE

**Product Type:**  
Core

**PicoBlaze 8-bit Microcontroller**

PicoBlaze™ is a fully embedded 8-bit RISC microcontroller core optimized for Spartan®-6, Virtex®-6 and older Xilinx FPGA architectures. This reference design is offered free to Xilinx users, and comes with an easy-to-use code assembler KCPSM6 (or KCPSM3 for older FPGA families), a graphical integrated development environment (IDE), a graphical instruction set simulator (ISS) and VHDL source code and simulation models.

**Key Features**

- Supports Spartan-6, Virtex-6 and older Xilinx FPGA families
- Very small size – only 26 slices in both Spartan-6 and Virtex-6
- Up to 4K 18-bit instructions
- Up to 240MHz performance on Virtex-6
- Everything in FPGA - no external components required
- Highly integrated for implementing non-time critical state machine
- Predictable fast interrupt response

**Documentation**

- [PicoBlaze](#)

**Device Family Support**

- Virtex-6
- Virtex-5
- Virtex-4
- Virtex-II Pro
- Virtex-II
- Spartan-6
- Spartan-3A
- Spartan-3AN
- Spartan-3





## Registered PicoBlaze Lounge @ www.xilinx.com

[Home](#) : [Technology Solutions](#) : [Embedded Processing](#) : [PicoBlaze Soft Processor](#) : PicoBlaze Lounge

### PicoBlaze Lounge

Welcome to the PicoBlaze™ Lounge. This site provides you with access to the latest PicoBlaze reference design files. Please remember that the content of this site is covered by the Xilinx Reference Design License agreement and should be treated as such. You may now browse and download the latest PicoBlaze reference design files.


<b>PicoBlaze for Virtex™-6 FPGAs</b> >> New – KCPSM6 optimized for LUT6 architectures	<a href="#">Download design files</a>
<b>PicoBlaze for Spartan™-6 FPGAs</b> >> New – KCPSM6 optimized for LUT6 architectures	<a href="#">Download design files</a>
<b>PicoBlaze for Virtex-5 FPGAs</b>	<a href="#">Download design files</a>
<b>PicoBlaze for Spartan-3, Virtex-4, Virtex-II and Virtex-II Pro FPGAs</b>	<a href="#">Download design files</a>
<b>PicoBlaze for Virtex, Virtex-E, Spartan-II and Spartan-IIE FPGAs</b>	<a href="#">Download design files</a>
<b>PicoBlaze for Virtex-II, Virtex-II Pro FPGAs</b>	<a href="#">Download design files</a>
<b>PicoBlaze for CoolRunner™-II CPLDs</b>	<a href="#">Download design files</a>




**KCPSM3.zip**




## KCPSM3.zip



## KCPSM3 files



<filename>.psm } Program file



Consultar el fichero **KCPSM3\_Manual.pdf**



## PicoBlaze IDE

	Xilinx KCPSM3	Mediatronix pBlazIDE	Xilinx System Generator
Platform Support	Windows	Windows 98, Windows 2000, Windows NT, Windows ME, Windows XP	Windows 2000, Windows XP
Assembler	Command-line in DOS window	Graphical	Command-line within System Generator
Instruction Syntax	KCPSM3	PBlazIDE	KCPSM3
Instruction Set Simulator	Facilities provided for VHDL simulation	Graphical/Interactive	Graphical/Interactive
Simulator Breakpoints	N/A	Yes	Yes
Register Viewer	N/A	Yes	Yes
Memory Viewer	N/A	Yes	Yes



## Directivas del Ensamblador

Function	KCPSM3 Directive	PBlazIDE Directive
Locating Code	<b>ADDRESS</b> 3FF	<b>ORG</b> \$3FF
Aliasing Register Names	<b>NAMEREG</b> s5, myregname	myregname <b>EQU</b> s5
Declaring Constants	<b>CONSTANT</b> myconstant, 80	myconstant <b>EQU</b> \$80
Naming the program ROM file	Named using the same base filename as the assembler source file	<b>VHDL</b> "template.vhd", "target.vhd", "entity_name"
Equating symbolic name for an I/O port ID.	N/A	keyboard <b>DSIN</b> \$0E switch <b>DSIN</b> \$0F LED <b>DSOUT</b> \$15



## Diferencias en los Nemónicos Ensamblador

KCPSM3 Instruction	pBlazIDE Instruction
RETURN	RET
RETURN C	RET C
RETURN NC	RET NC
RETURN Z	RET Z
RETURN NZ	RET NZ
RETURNI ENABLE	RETI ENABLE
RETURNI DISABLE	RETI DISABLE
ADDCY	ADDC
SUBCY	SUBC
INPUT sX, (sY)	IN sX, sY (no parentheses)
INPUT sX, kk	IN sX, kk
OUTPUT sX, (sY)	OUT sX, sY (no parentheses)
OUTPUT sX, kk	OUT sX, kk
ENABLE INTERRUPT	EINT
DISABLE INTERRUPT	DINT
COMPARE	COMP
STORE sX, (sY)	STORE sX, sY (no parentheses)
FETCH sX, (sY)	FETCH sX, sY (no parentheses)



## Diferencias en los Nemónicos Ensamblador (III)

### KCMP5M Source Code

```
CONSTANT myconstant, A5

NAMEREG s0, count16_lsb
NAMEREG s1, count16_msb

ADDRESS 000

main:
; initialize 16-bit counter, enable interrupts
LOAD count16_lsb, myconstant
ENABLE INTERRUPT

loop:
; continuously increment 16-bit counter
CALL increment_count
JUMP loop

end_main:

increment_count:
; add 1 to LSB of 16-bit counter
ADD count16_lsb, 01
; only add one to MSB if carry generated by LSB
ADDCY count16_msb, 00
RETURN

isr:
; decrement 16-bit counter by one on interrupt
; subtract 1 from LSB of 16-bit counter
SUB count16_lsb, 01
; only subtract one from MSB if borrow
; generated by LSB
SUBCY count16_msb, 00
RETURNI ENABLE

; interrupt vector is always in last memory location
ADDRESS 3FF
; jump to interrupt service routing (ISR)
JUMP isr
```

### Code Imported/Converted into pBlaze IDE

```
myconstant EQU $A5

count16_lsb EQU s0
count16_msb EQU s1

ORG 0

main:
; initialize 16-bit counter, enable interrupts
LOAD count16_lsb, myconstant
EINT

loop:
; continuously increment 16-bit counter
CALL increment_count
JUMP loop



end_main:

increment_count:
; add 1 to LSB of 16-bit counter
ADD count16_lsb, 1
; only add one to MSB if carry generated by LSB
ADDC count16_msb, 0
RET

isr:
; decrement 16-bit counter by one on interrupt
; subtract 1 from LSB of 16-bit counter
SUB count16_lsb, 1
; only subtract one from MSB if borrow
; generated by LSB
SUBC count16_msb, 0
RETI ENABLE

; interrupt vector is always in last memory location
ORG $3FF
; jump to interrupt service routing (ISR)
JUMP isr
```

## Utilidades en pBlaze IDE








<http://www.mediatronix.com/pBlazeIDE.htm>

The screenshot shows the pBlaze IDE interface with several annotated components:

- Status flags:** A panel on the left with checkboxes for Zero, Carry, and Enable.
- Interrupt control for simulation:** A panel on the left with checkboxes for Steady, Edge, and Timer, and a timer value of 50.
- Data registers:** A table on the left showing registers 000 to 00F.
- Status window:** A panel at the bottom left showing "Assembler Phase" and "Program is Reset".
- Simulation control buttons:** A toolbar at the top right with icons for simulation control.
- Input, output, and I/O displays:** A panel on the right showing switches, LEDs, and mailbox with port IDs and values.
- Port ID Number and Port Value:** Callouts pointing to the mailbox display.
- Constant declaration:** Callout pointing to `DSIN 0`, `DSOUT 1`, and `DSIO 2`.
- Register aliasing:** Callout pointing to `input_value` and `LED_output`.
- Defined start address:** Callout pointing to `start :`.
- Instruction address and Instruction code:** Callouts pointing to `$001 $04300` and `poll_loop :`.
- Syntax-highlighted assembly code:** Callout pointing to the assembly code in the main window.
- Code coverage indicator:** Callout pointing to a diamond icon next to an instruction.
- Next instruction to be executed:** Callout pointing to the instruction `process_input :`.
- Breakpoint set at this instruction:** Callout pointing to a red circle next to the instruction `process_input :`.
- Scratchpad RAM display only appears if STORE or FETCH instructions appear in application code:** Callout pointing to the Scratchpad RAM display.
- Execution time at specified clock frequency:** Callout pointing to the "Time: 95 ns" status bar.
- Current Stack Pointer:** Callout pointing to the "SP: 1 (\$01)" status bar.
- Stack values:** Callout pointing to the "Stack: \$04" status bar.
- Cursor row and column position:** Callout pointing to the "26:1" status bar.
- Number of instructions already executed up to current code position:** Callout pointing to the "Instructions: 4" status bar.
- Current Program Counter:** Callout pointing to the "PC: \$006" status bar.





El objetivo final de todo esto . . . . El Hardware!!





## Entradas y Salidas, mapeadas





Xilinx : Products : Pr... x

www.xilinx.com/products/boards/s3estarter/reference\_designs.htm

Product & Services Technology Solutions Market Solutions Support Buy Online About Xilinx

Spartan-3E Starter Kit  
Spartan-3E FPGAs

[Home](#) : [Products & Services](#) : [Development Boards](#) : [Spartan-3E Starter Kit](#) : Spartan-3E Starter Kit Board Design Examples

## Spartan-3E FPGA Starter Kit Board Design Examples

Below are example designs created for the [Spartan™-3E FPGA Starter Kit board](#) to demonstrate various features or capabilities. Documentation and source files are included. These example designs are provided with the [Limitations](#) described below.

Description	Features Used	Software Version	Doc	Files
<p><b>Initial Design for the Spartan-3E FPGA Starter Kit Board</b> This is the design shipped with the board. The embedded PicoBlaze™ processor controller scrolls messages on the character LCD screen. The rotary pushbutton switch controls whether the switches or the rotary button controls the LEDs.</p>	<p><a href="#">PicoBlaze processor.</a> LCD, Rotary Encoder, LEDs</p>	ISE™ 8.1i		
<p><b>Default Xilinx CPLD Design</b> This is the default CPLD design shipped with the board. The CPLD helps reduce the number of jumpers on the board and simplifies the interaction of all the possible FPGA configuration memory sources. The CPLD is user programmable and available for customer applications, with between 13 to 21 user-I/O pins and 58 remaining macrocells available beyond the required logic. See the XC2C64A CoolRunner™-II CPLD section of the <a href="#">Spartan-3E FPGA Starter Kit User Guide</a> for more details.</p>	<p>Xilinx <a href="#">CoolRunner-II CPLD</a></p>	ISE 8.1i		
<p><b>Low Cost Design Authentication for Spartan-3E FPGAs</b> This design introduces a low cost design authentication technique which can be an effective deterrent to prevent malicious copying of designs. The unique ID of the Intel StrataFlash parallel NOR memory is the key feature used in this design. Please note that this design is for the more experienced user of Spartan-3E FPGAs.</p>	<p><a href="#">PicoBlaze processor.</a> RS232, LEDs, NOR Flash</p>	ISE 8.2i		
<p><b>Rotary Encoder Interface</b> Demonstrates how to use the rotary encoder portion of the rotary pushbutton switch.</p>	<p>Rotary Encoder</p>	ISE 8.1i		



***MicroBlaze™***



## MicroBlaze

