



Unit 5. Operational amplifiers (opamps) and OTAs

System-on-Chip and efficient electronic circuit integration techniques

Carlos III University of Madrid, Spain Electronics Technology Department







- 1. Basic concepts
- 2. Compensation techniques
- 3. Two-stage architecture design
- 4. Cascode structures
- **5. Symmetric CMOS OTA**
- 6. Output stages
- 7. CMFB circuits
- 8. Examples








Very large $G \rightarrow$ gain fixed when negative fedback \rightarrow stability?



If R_{out} must be small, we need an output stage (buffer) \rightarrow output voltage \rightarrow opamp (classic definition of an operational amplifier)



If R_{out} must be high, we do not need an output stage (unbuffered) \rightarrow output current \rightarrow OTA (operational transconductance amplifier), they only feed capacitive loads or very high resistances









 Most of the opamps make use of two or more stages to have enough gain, especially with deep-submicron processes.

General scheme:











- Requirements for opamp design:
 - 1. Constraints due to the process selected:
 - lacktriangledown Process specifications (V_{th}, intrinsic gain, C_{ox}, ...).
 - Nominal voltage supply.
 - Maximum current.
 - ☐ Temperature range.
 - 2. Design requirements:
 - ☐ Gain.
 - ☐ GBW.
 - Maximum power.
 - ☐ SR.
 - ☐ ICMR.
 - ☐ CMRR.
 - ☐ PSRR.
 - Output swing.
 - ☐ Output resistance.
 - ☐ Noise.

$$PSRR = 20 \log_{10} \frac{\Delta V_{DD} A_{V}}{\Delta V_{out}}$$


optimization Idea conception

Architecture

- Design steps:
 - 1. Select suitable architecture.
 - 2. Select compensation technique to be implemented.
 - 3. Architecture desing: devices' size and bias conditions.
 - 4. Validation and tuning through simulations





• Opamp stability:



Feedback network: the worst case for stability is when F(s) = 1.

Opamp open loop gain.






To avoid ringing at the output a phase margin higher than 45° is required (**preferably 60°**)






General structure of a two-stage opamp:



$$p_1 = \frac{-1}{R_1 C_1} \qquad p_2 = \frac{-1}{R_2 C_2}$$


The open-loop frequency response of a negative-feedback loop using an uncompensated opamp and a feedback factor of F(s)=1.







Miller compensation:



$$p_1' = \frac{-1}{g_{m_2}R_1R_2C_c} < p_1$$

First pole is shifted to a lower frequency. DC gain remains.

$$p_2' \approx \frac{-g_{m2}}{C_2} > p_2$$

$$C_2, C_c \gg C_1 \qquad z_1 \approx \frac{g_{m2}}{C_c}$$

Second pole is shifted to a higher frequency. Phase margin increases.

$$C_2, C_c \gg C_1$$
 $Z_1 \approx \frac{g_{m2}}{C_c}$

A positive extra zero is added. Phase margin may be degraded.

$$GBW \approx \frac{g_{m1}}{C_C}$$

Recipe: If $z_1 = 10$ *GBW:

•
$$P_2 = 1.2*GBW \rightarrow MF = 45°$$

•
$$P_2 = 2.2 \text{*GBW} \rightarrow \text{MF} = 60^\circ$$


 $\rightarrow C_C = 0.22 \text{*}C_2$









• Miller compensation: now we have a **positive zero that might limit GBW** → it can be compensated with a resistor.




With the resistor we can control the zero frequency. Two options:

- 1. Remove the zero $\rightarrow R_z = \frac{1}{g_{m2}}$.
- 2. Make the zero frequency equal to the second pole frequency \Rightarrow $R_z = \frac{C_C + C_2}{C_C} \frac{1}{g_{m2}}$.
- Another way?









If R₂ is decreased the second pole frequency will increase.





Feedforward compensation:






A negative extra zero is added → positive phase shift → phase margin is improved

Compensation technique used in common-drain configurations \rightarrow C_C is designed to be a short-circuit at high frequencies.

3. Two-stage architecture design







Some tips:

- Gain defined by gm₁, gm₂, gm₆ and bias currents.
- GBW defined by I₅, gm₁ and gm₂.
- Slew-rate defined by I₅.

uc3m Universidad Carlos III de Madrid



4. Cascode structures

- Two-stage opamp might have either limited gain or bandwidth. Additionally, PSRR is low
 → cascode-based configurations.
 - 1. Cascode structure in the first stage.
 - 2. Cascode structure in the second stage.
 - 3. Folded-cascode structure.
- Two-stage opamp → how to increase the gain?
 - 1. Increase the number of stages → higher unstability.
 - 2. Increase gm in the first or in the second stage.
 - 3. Increase r_{out} in the first or in the second stage.


The third option is more energy efficient because the bias currents are decreased.

• Cascode structures → especially suitable for capacitive loads.





1. Cascode structure in the first stage.



$$A_{v} = g_{m1}r_{out}$$


$$r_{out} \approx (g_{m4}r_{o4}r_{o2})||(g_{m6}r_{o6}r_{o8})$$

$$p_1 \approx \frac{1}{r_{out}C_L}$$
 $GBW = \frac{g_{m1}}{C_L}$





1. Cascode structure in the first stage with enhanced r_{out}.



$$A_{v} = g_{m1}r_{out}$$


$$r_{out} \approx (Ag_{m4}r_{o4}r_{o2})||(Ag_{m6}r_{o6}r_{o8})$$

The gain stage can be implemented with a simple common-source configuration





2. Cascode structure in the second stage.





The pole of the first stage is located at high frequencies.





3. Folded-cascode structure.





$$r_{\text{out}} \approx (g_{\text{m9}} r_{\text{o9}} r_{\text{o11}}) || (g_{\text{m7}} r_{\text{o,7}} (r_{\text{o5}} || r_{\text{o2}}))$$

 $A_v = g_{m1}r_{out} \longrightarrow Maximum achievable gain$

Self-compensated → suitable for high frequency

In practice, making all the PMOS and NMOS equal, respectively


$$\longrightarrow$$
 A_v $\approx \frac{3}{4}$ g_{m1}r_{out}

High ICMR





5. Symmetric CMOS OTA



$$A_v \approx \mathbf{B}g_{m1}R_{out} \qquad R_{out} \approx (r_{o9})||(r_{o6})$$

$$BW = \frac{1}{2\pi R_{out}C_L} \qquad \qquad GBW = \frac{Bg_{m1}}{2\pi C_L}$$

- Improved gain due to current amplification B.
- For wide-band performance → high-speed current amplifiers with large overdrive voltage (V_{GS}-V_{th}) and small L.


Non-dominant's pole at $\frac{g_{m4}}{2\pi C_{n1}}$, where $C_{n1}=(3+B)C_{GS4}$





6. Output stages


- All the structures seen till now have a very high output resistance (in the range of dozens of $k\Omega s$) \rightarrow they only feed moderate capacitive loads and high resistances.
- If we need to feed either high capacitive loads (dozens of pFs) or low resistances (100 Ω) →
 we need a low output resistance → output stage required.
- Conventional source follower:







7. CMFB circuits




Three tasks:

- 1. Measure the output voltages.
- 2. Cancel out the differential signals.
- 3. Close the CMFB loop.
- CMFB circuit → unitary gain.
- It measures the output signal and removes differential component.
- Close-loop feedback → stability issues.
- CMFB's bandwidth > opamp's bandwidth.
- It should consume less power than the opamp itself.






Folded cascode OTA (1 um):




--- Operating Point ---V(v2): 2.22352 voltage 1.5 V(vn): voltage V(v0): 0.610514 voltage 2.22352 V(v1): voltage V(vp): 1.5 voltage V (vdd): 2.5 voltage 1.5 V(vcm): voltage V(vqs1): 1.38518 voltage V(vbias3): 1.35 voltage V(vbias2): 1.11 voltage V(v3): 1.0617 voltage V(vout): 1.0617 voltage V(vbias1): 1.3 voltage V(n001): 0.240131 voltage V(n002): 0.240131 voltage








• Folded cascode OTA (1 um):










• Simple common-source single-ended amplifier (50 nm):



_			
Name:	m1	m2	md
Model:	n_50n	p_50n	p_50n
Id:	1.54e-04	-1.54e-04	-1.50e-04
Vgs:	5.00e-01	-3.31e-01	-3.31e-01
Vds:	5.20e-01	-4.80e-01	-3.31e-01
Vbs:	0.00e+00	0.00e+00	0.00e+00
Vth:	3.62e-01	-2.48e-01	-2.48e-01
Vdsat:	1.41e-01	-1.14e-01	-1.14e-01
Gm:	1.41e-03	1.97e-03	1.93e-03
Gds:	5.34e-05	2.50e-05	2.93e-05
Gmb	4.20e-04	6.32e-04	6.17e-04
Cbd:	4.36e-15	8.79e-14	9.10e-14
Cbs:	5.00e-15	1.00e-13	1.00e-13





Name:

Id:

Vqs:

Vds:

Vbs:


Vth:

Gm: Gds:

Vdsat:


Model:

Differential pair (1 um):





• Simple folded-cascode (1 um):



Name:	m3	m4	m5	mб	m2
Model:	p_50n	p_50n	p_50n	p_50n	n_50n
Id:	-1.50e-05	-1.50e-05	-3.00e-05	-3.00e-05	1.50e-05
Vgs:	-3.81e-01	-3.81e-01	-4.31e-01	-4.31e-01	3.40e-01
Vds:	-2.12e-01	-2.26e-01	-2.19e-01	-2.19e-01	6.21e-01
Vbs:	2.19e-01	2.19e-01	0.00e+00	0.00e+00	-1.60e-01
Vth:	-3.32e-01	-3.32e-01	-2.78e-01	-2.78e-01	2.72e-01
Vdsat:	-9.95e-02	-9.93e-02	-1.64e-01	-1.64e-01	9.36e-02
Gm:	2.26e-04	2.26e-04	2.68e-04	2.68e-04	1.98e-04
Gds:	5.73e-06	5.19e-06	1.76e-05	1.75e-05	4.82e-06





Bibliography

- ➤ Allen, P. E., & Holberg, D. R. (2002). CMOS analog circuit design. New York: Oxford University Press.
- R. Jacob Baker. 2010. CMOS Circuit Design, Layout, and Simulation (3rd. ed.). Wiley-IEEE Press.

Simulations are performed through software LTSPice, provided courtesy of <u>Analog Devices</u> and authored by <u>Mike Engelhardt</u>.

Spice models of transistors come from http://cmosedu.com/, website maintained by R. Jacob Baker.