

Unit 7. Inverter-based circuits

System-on-Chip and efficient electronic circuit integration techniques

Carlos III University of Madrid, Spain Electronics Technology Department



- **1. The CMOS inverter cell**
- 2. The ring-oscillator
- 3. Buffers
- 4. Distributed drivers
- 5. Digital-Phase Locked Loops (DPLLs)
- 6. Delay Locked Loops (DLLs)
- 7. VCO-ADCs
- 8. Time-to-Digital Converters (TDCs)



- It performs an inverter digital logic operation.
- Unlike other logic families, it is a rail-to-rail circuit.
- Only dynamic power consumption at the switching times.

Universidad

Carlos III de Madrid

 M1 and M2 can be sized to give equal sourcing and sinking capabilities → rising and falling times similar.



ld(M3)

45µA

25µA

Vivout

1.0\

0.9V

0.8V

0.7V

0.6V

0.5V

0.3V



1.0V

0.0\

0.21 0 34 0.4 05

0.4V 20µA 0.2V 0.1V 0.0V 0.1V 0.20 0.3V 0.4V 0.5V 0.60 0.7V 0.8V 0.9V 1.0V

Only power consumption when switching



.include cmosedu_models.txt

If input transition is fast

 \rightarrow low power

consumption

Switching output is limited to $[V_{thn}, V_{DD}-V_{thp}]$

0.6V 0.7V 0.81 0.9 1 0

• For long-channel devices (L>120 nm) \rightarrow to establish the switching point at V_{DD}/2:

$$\frac{W}{L_{PMOS}} = 3\frac{W}{L_{NMOS}}$$

because $K_N = 3K_P$

uc3m

Universidad Carlos III de Madrid

• For short-channel devices (L<120 nm) \rightarrow to establish the switching point at V_{DD}/2:

$$\frac{W}{L_{PMOS}} = 2\frac{W}{L_{NMOS}}$$

• Switching characteristics:





Capacitance	Off	Linear	Saturation
C _{GS}	C _{ov} ⋅W	0,5⋅C _{ox} ⋅W⋅L	(2/3)·C _{ox} ·W·L
C _{GD}	C _{ov} ·W	0,5⋅C _{ox} ⋅W⋅L	C _{ov} ⋅W
C _{GB}	C _{ox} ·W·L	CGBO·L	CGBO·L
C _{DB}	C _{jd}	C _{jd}	C _{jd}
C _{SB}	C _{is}	C _{is}	C _{is}

Universidad

uc3m Carlos III de Madrid

uc3m | Universidad Carlos III de Madrid





t_{pl} = 215 ps

t_{ph} = 280 ps

(cc

2. The ring-oscillator





2. The ring-oscillator





3. Buffers







Chip pads: used to interface the CMOS logic within the IC to the outside world.

 \rightarrow the simplest circuit for them is a large capacitance (between 20 and 100 pF)

$$\int \int C_{PAD} = 50 \text{ pF} \quad t_p = 0.7 \cdot 5k \cdot 50 \text{ pF} = 172 \text{ ns } !! \quad \longrightarrow \text{ Huge delay}$$

 \rightarrow previously we had a period around 200 ps \rightarrow if we connect the ring oscillator to the PAD we will not see any signal out of the chip.





• We add a string of inverters to feed the load \rightarrow a buffer.

To keep the same delay for all of them, we need to increase the size of the inverters



How much do we need to increase the size for each inverter and how many taps are required?

Optimal solution:

$$A = \left(\frac{C_{PAD}}{C_{in1}}\right)^{1/N} \qquad N = \ln \frac{C_{PAD}}{C_{in1}}$$

4. Distributed drivers

- When we want to distribute a digital signal over different places we use a tree-based distribution.
- Very common for the clock distribution.



Lower delay for option (b) and sharper output signals.

Universidad

Carlos III de Madrid

5. Digital Phase-Locked Loops uc3m Universidad Carlos III de Madrid

• Clock recovery circuit or bit synchronization circuit.



5. Digital Phase-Locked Loops (DPLLs) Universidad (DPLLs) Universidad Carlos III de Madrid



6. Delay Locked Loops (DLLs)

BY NC SA

Universidad

Carlos III de Madrid

- If we replace the VCO with a controlled-delay digital chain \rightarrow DLL
- Multiphase clocks applications or clock recovery data applications (CRDs).



7. Voltage-Controlled-Oscillators (VCO) ADCs



Time domain quantizer
First order noise shaping
VCO linearity



We count the number of pulses in a clock period

uc3m

Universidad

Carlos III de Madrid CC



7. Voltage-Controlled-Oscillators (VCO) ADCs

0

O

O

0

0 ВW SNDR = 20 dB/dee 53 dB -50 10⁵ 10^t 10 10 f (Hz) 0 Power Spectrum [dB_{FS}] -20 -40 -60 -80 -100 Measured spectrum -120 Integrated noise -140 10^{2} 10^{3} 10^{4} 10^{5} 10^{6} 10^{7} Frequency [Hz]

uc3m

E. Gutierrez et al., "A Pulse Frequency Modulation VCO-ADC in 40 nm," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 66, no. 1, pp. 51-55, Jan. 2019.

F. Cardes, E. Gutierrez, A. Quintero, C. Buffa, A. Wiesbauer and L. Hernandez, "0.04-mm2 103-dB-A Dynamic Range Second-Order VCO-Based Audio Sigma Delta ADC in 0.13-um CMOS," in IEEE Journal of Solid-State Circuits, vol. 53, no. 6, pp. 1731-1742, June 2018.



Universidad

Carlos III de Madrid

8. Time-to-Digital Converters

• They measure the time spent between two phenomena with higher resolution



Universidad

Carlos III de Madrid

uc3m

✓ Sampling period = Delay of a logic gate < 100ps

✓ Mismatch in the delays means nonlinearity in the converter

A DLL is usually required to overcome PVT variations

Bibliography



R. Jacob Baker. 2010. CMOS Circuit Design, Layout, and Simulation (3rd. ed.). Wiley-IEEE Press.

Simulations are performed through software LTSPice, provided courtesy of <u>Analog Devices</u> and authored by <u>Mike Engelhardt</u>.

Spice models of transistors come from <u>http://cmosedu.com/</u>, website maintained by <u>R. Jacob</u> <u>Baker</u>.