

Unit 8. Robust SoC design and circuit reliability

System-on-Chip and efficient electronic circuit integration techniques

Carlos III University of Madrid, Spain Electronics Technology Department



- **1. PVT variations**
- 2. Voltage and frequency control in digital circuits
- 3. What is the effect on analog/mixed-signal circuits?

1. PVT variations

- uc3m | Universidad Carlos III de Madrid
- When manufacturing a chip process variations (static) modify the performance of different samples, even in the wafer.
- But not only process variations, voltage supply and temperature can vary (dynamic), and the threshold voltage can vary over time (aging).
- In sub.micron technologies, it is assumed that active devices and resistors can vary ~ 20%, and capacitors ~ 10%, so an overall 30% has to be tolerated by the SoC, with minimum performance loss.
- Observation, control, and tuning circuitry is needed... but with an optimized AREA and POWER. Best case: fast process, high V_{DD} , low T
- Prediction of them?

1) Corners simulations Nominal

Slow: slow process, low V_{DD} , high T

2) MonteCarlo simulations

All components are randomly varied Statistical analisys

We can not design for the worst case \rightarrow too pessimistic, we need: ٠ **Digital:**

Error detection and correction circuits Dynamic voltage and frequency scaling **Analog and Mixed-Signal:** Calibration

2. Voltage and frequency control in digital circuits



We need to regulate Clock (PLL, DDS), and V_{DD} (LDO, DC-DC)

uc3m

Universidad

Carlos III de Madrid

Digital Circuits has a set of "Design rules" to make the circuit "technology independent" and therefore, they are scalable and more robust than analog and mixed-signal circuits. Example: Clock tree distribution design rules.

However, performance can be improved if accurate regulation is done for Vdd and Clock. In very deep sub-micron technologies, like 28nm, mismatches between masks design (in the lay-out) and implemented circuit are large, and circuit robustness decreases.

Some references: P. Franco, et al. VLSI Test Symp., 1994, M. Nicolaidis, VLSI Test Symp., 1999., D. Ernst, et al., MICRO, 2003.



Universidad

Carlos III

uc3m

We need calibration:

Calibration techniques

- Trimming and/or tuning of currents, voltages, laser trimming, etc.
- Elements selection (resistors, capacitors, current cells), programming coefficients, delays, etc
 - Background calibration: they operate continuously while the circuit is in normal operation
 - Foreground Calibration: they need a calibration phase, at start-up, or periodically (interupting normal circuit operation)
- Based on statistical properties / test based
- Direct deviation observation / Indirect deviation estimation

3. What is the effect on analog/mixed-signal circuits?

Some specific cases: filters and D/A s

Switched Capacitors Filters:

- Mismatch can be reduced by design (large transistors)

Continuous time Filters:

- Time constant tunning/trimming is needed
- background calibration techniques are common

Switched current D/As:

- Mismatch can be reduced by design (large transistors)

- In Sigma Delta ADCs accuracy of D/As has to be much larger than their resolution \rightarrow calibration is needed



Universidad

Carlos III de Madrid

uc3m

7

3. What is the effect on uc3m Universidad Carlos III de Madrid

Example of a Switched-current 4-bit D/A (background calib)

• There is a spare cell that replaces another one in the DAC.







Self-calibration circuit:



3. What is the effect on analog/mixed-signal circuits?

Dynamic Element Matching:



in the time domain

The target is that every cell is used with the same probability

Universidad

Carlos III

de Madrid

uc3m



Universidad

Carlos III

de Madrid

3. What is the effect on analog/mixed-signal circuits?

Dynamic Element Matching: implementation example, the barrel shifter



3. What is the effect on analog/mixed-signal circuits?

Dynamic Element Matching: simulation of mismatch error shaping





Universidad

Carlos III de Madrid

Bibliography



- Crop, Joseph A., "Methods to improve the reliability and resiliency of near/sub-threshold digital circuits" Ph.D dissertation 2014, Oregon State University; <u>http://ir.library.oregonstate.edu/xmlui/handle/1957/48935?show=full</u>
- R. Jevtić et al., "Per-Core DVFS With Switched-Capacitor Converters for Energy Efficiency in Manycore Processors," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 4, pp. 723-730, April 2015.
- Analog Circuit Design: Smart Data Converters, Filters on Chip, Multimode Transmitters, Ed. Arthur van Roermund, Herman Casier, Michiel Steyaert, Springer, 2010